MRF49XA
3.9.2.3
TXOWRXOF
feature provides sufficient clock pulses for the
1.
2.
Transmit mode
In this mode, the TXOWRXOF and TXRXFIFO
bits are always set together. The IRO pin and its
status bit remain active until the transmitter and
the TX latch are switched off.
Receive mode
microcontroller to enter the Low-Power Consumption
mode. Due to this automatic feature, it is not possible to
turn off the crystal by clearing the OSCEN bit if any
interrupt is active.
For example, after power-on, the POR interrupt must
be cleared by a status read, and then by writing ‘ 0 ’ in
the OSCEN bit, puts the device into Sleep mode.
In this mode, the TXOWRXOF and TXRXFIFO
bits are always set together and can be cleared
by reading the STSREG. The IRO pin and its
status bit remain active until the FIFO is read (a
FIFO interrupt threshold number of bits have
Note:
Before turning the OSCEN bit off, clear all
the interrupts, because the additional
current required for running the crystal
oscillator can shorten the battery life
significantly.
been read), the receiver is switched off or the
RX FIFO is switched off.
3.9.2.4 WUTINT
The registers associated with interrupts are:
? STSREG (see Register 2-1 )
? GENCREG (see Register 2-2 )
The IRO pin and its status bit are cleared by reading
the STSREG.
?
?
RXCREG (see Register 2-7 )
PMCREG (see Register 2-13 )
3.9.2.5
LCEXINT
?
BCSREG (see Register 2-16 )
The IRO pin and its status bit follow the level of the INT pin.
3.9.2.6
LBTD
The IRO pin is released by reading the status bit of
STSREG, but the status bit remains active until the V DD
is below the threshold value.
The MRF49XA interrupt generation logic is shown in
Figure 3-7 . A better way of interrupt handling is to first
read the STSREG on an interrupt and then decide the
action based on the status byte/word. It is important to
note that any of the interrupt sources can wake-up the
MRF49XA from Sleep mode. This means that the
crystal oscillator starts to supply a clock signal to the
microcontroller even if the microcontroller has its own
clock source. The MRF49XA will not enter Sleep mode
if any of the interrupt remains active, irrespective of the
state of the OSCEN bit in PMCREG. This way, the
microcontroller can always have a clock signal to
process the interrupt.
To prevent high-current consumption, which results in
short battery life, it is highly recommended to process
and clear interrupts before entering Sleep mode. The
functions which are not necessary should be turned off
to avoid unwanted interrupts. Before finalizing the
microcontroller (application) code, a thorough testing
must be conducted to make sure that all interrupt
sources are handled before putting the transceiver in
Sleep mode.
The OSCEN bit controls the crystal oscillator
(considering that the RXCEN and TXCEN bits are
cleared) if the CLKOEN bit (PMCREG<0>) is set. The
interrupts have no effect on it.
On interrupt, the crystal oscillator turns on automatically
to supply a clock signal to the microcontroller,
irrespective of the OSCEN bit setting. The clock tail
DS70590C-page 54
Preliminary
? 2009-2011 Microchip Technology Inc.
相关PDF资料
MRF89XA-I/MQ TXRX ISM SUB-GHZ ULP 32QFN
MRF89XAM9A-I/RM IC TXRX MOD 915MHZ ULP SUB-GHZ
MRX-001-433DR-B MODULE RECEIVER 433MHZ 18DIP
MRX-002-433DR-B MODULE RECEIVER 433MHZ 18DIP
MRX-002SL-433DR-B MODULE RCVR 433MHZ SAW LN 24DIP
MRX-005-915DR-B MODULE RECEIVER 915MHZ 18DIP
MRX-005SL-915DR-B MODULE RCVR 915MHZ SAW LN 24DIP
MRX-007-433DR-B MODULE RECEIVER 433MHZ 18DIP
相关代理商/技术参数
MRF49XAT-I/T 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:ISM Band Sub-GHz RF Transceiver
MRF49XAT-I-ST 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:ISM Band Sub-GHz RF Transceiver
MRF49XAT-I-T 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:ISM Band Sub-GHz RF Transceiver
MRF4A(AMMO) 制造商:Bel Fuse 功能描述:FUSE
MRF5 制造商:Ferraz Shawmut 功能描述:
MRF50 制造商:Ferraz Shawmut 功能描述:
MRF500 制造商:Ferraz Shawmut 功能描述:
MRF5003 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:N-CHANNEL BROADBAND RF POWER FET